Accurate Design and Yield Analysis of Tunable Distributed MEMS Bandpass Filter

S. Simion 1, G. Bartolucci 2, R. Marcelli 3

1 MTA – Dept. of Communications and Computer Science – George Cosbuc 81-83, Bucharest, 050141, Romania, phone: +40722-229-569, e-mails: stefan.simion@yahoo.com; stefan_simion@rdslink.ro
2 University of Roma “Tor Vergata”, Dept. of Electronics Engineering – Via della Ricerca Scientifica 100, 00133, Roma, Italy, e-mail: bartolucci@eln.uniroma2.it
3 CNR – Institute for Microelectronics and Microsystems, Microwave Microsystems Group – Via del Fosso del Cavaliere 100, 00133, Roma, Italy, phone: +39 06 4993-4536, e-mail: Romolo.Marcelli@psm.rm.cnr.it

Abstract—The paper presents the design and yield analysis of a tunable bandpass filter consisting of capacitive coupled distributed MEMS transmission lines. It is used an accurate equivalent circuit based on the electromagnetic MEMS analysis results. The yield analysis takes into account the filter parameter dispersion due to the technological resolution.

Keywords - tunable filter; MEMS; electromagnetic analysis; yield analysis

I. INTRODUCTION

Due to the very small series resistance, MEMS (Micro-Electro-Mechanical-System) devices are very attractive for the realization of low insertion loss microwave circuits, such as switches, phase shifters and BPSK modulators. [1], [2], [3]. Another recent application for MEMSs is to realize low insertion loss tunable filters. The tunable property is due to the possibility to change the MEMS equivalent capacitance versus the DC voltage applied on the MEMS bridge [4], [5], [6], [7], [8].

A possibility to realize bandpass filter is to use resonators, capacitive coupled [9]. If the resonators are based on artificial transmission lines, by using MEMSs or Schottky-varactor diodes, the filter may have tunable characteristics [7].

In this paper, the bandpass filter consisting of MEMS resonators is firstly designed and optimized. They are presented details regarding an accurate design procedure based on an electromagnetic analysis of the MEMS structure. In the second part of this paper, a yield analysis of the filter is performed in order to estimate the influence of the circuit parameters dispersion on the filter characteristics (insertion loss and return loss) due to the technological resolution.

II. FILTER DESIGN

The filter consists of capacitive coupled artificial transmission lines. Each resonator has an equivalent electrical length equals to $180^\circ$, at the central frequency of the bandpass filter. In order to change the central frequency of the filter to another value, the transmission line electrical length must be equal to $180^\circ$ at this new frequency. This aim could be attained if the artificial transmission line is realized by using voltage controlled capacitors, periodically loading a transmission line. If the capacitive MEMSs are used to model the capacitors, the artificial transmission line is a distributed MEMS transmission line (DMTL).

Fig. 1a shows the schematically representation of the bandpass filter having a symmetric structure, consisting of capacitive coupled DMTLs, while in Fig. 1b, the schematically representation of a DMTL is presented. In Fig. 1b, $R_{MEMS}$ and $C_{MEMS}$ are the equivalent MEMS resistance and capacitance, respectively ($C_{MEMS}$ also includes the effect of the MEMS series inductance), $2l_{CPW}$ is the CPW length which connect two consecutive MEMSs and $\Delta l_i$ is the CPW length which must be added to the both ends of the $i^{th}$ DMTL, to assure that the DMTL electrical length is equal to $180^\circ$ at the central frequency of the bandpass filter.

In this paper, a Butterworth filter having the central frequency of 20GHz, the fractional bandwidth of 4% and the attenuation of at least 20dB for frequencies at 0.5GHz outside the frequency passband edges, has been designed and analyzed. The equivalent electrical lengths of each DMTL, $\theta_i$ and the coupling capacitances, $C_{\perp,i,i}$ may be computed using the formulas given in [9]. For this data, the filter consists of 3 DMTLs and 4 coupling capacitors ($\theta_1=163^\circ$, $\theta_2=175^\circ$, $C_{01}=42fF$ and $C_{12}=7fF$ – see Fig. 1a). For the DMTLs, imposing the Bragg frequency, $f_B=125$GHz, as well as the characteristic impedance of the structure, $Z_c=50\Omega$, it is obtained $31fF$ for the MEMS equivalent capacitance.

The geometry for the capacitive MEMS used in this paper is given in Fig. 2, where $W$ and $w_{CPW}$ are the width of the CPW central line under the MEMS bridge and between two consecutive MEMSs, respectively, $s_{CPW}$ is the distance between the CPW central line and the CPW grounds and $w$ is the bridge width. Using a simple formula [8], the MEMS capacitance of $31fF$ may be obtained for $w=60\mu$m, $W=150\mu$m, $g=2.5\mu$m, $t_d=0.3\mu$m. The [5] parameters of the structure shown in Fig. 2 have been obtained by using the
electromagnetic simulator IE3D–Zeland, for the date given in the previous section and for \( L_{CPW} = 110\mu m \), \( w_{CPW} = 50\mu m \), \( s_{CPW} = 125\mu m \) (CPW characteristic impedance \( Z_{cl} = 82\Omega \)), \( t = 1\mu m \) (gold), \( I_p = 100\mu m \), \( \Delta l = 5–10\mu m \) and three values of \( g \) (2.5\mu m, 2\mu m and 1.5\mu m). The substrate is silicon (0.4mm thickness and \( \varepsilon_r = 11.7 \)) of resistivity equals to 6K\( \Omega \)cm, covered by 1\mu m SiO2 layer.

Using these \([S]\) parameters, the values for the lumped components of the MEMS equivalent circuit given in Fig. 3a have been developed, obtaining: \( L_{sb} = 16pH \), \( R_{sb} = 0.055–0.07 \Omega \), \( R_{MEMS} = 0.1–0.3 \Omega \) and \( C_{MEMS} = 38.4–46fF \) for the bridge displacement between 0 and 1\mu m (practically \( C_{MEMS} \) does not depend on the frequency, for frequencies between 15GHz and 25GHz [10]). Also, it may be shown that the bridge displacement of 0.5\mu m and 1\mu m may be obtained for DC voltages of 27V and 32V, respectively (see again [10]).

\[
\begin{align*}
C_{D1} & : \text{DMTL1} \quad C_{D2} : \text{DMTL2} \quad C_{D3} : \text{DMTL3} \\
I_{CPW} + \Delta l & : 2I_{CPW} \quad 2I_{CPW} + \Delta l
\end{align*}
\]

Figure 1. Schematically representation for the capacitive coupled DMTLs bandpass filter (a) and for one DMTL which is part of the filter.

For the DMTL design, in this paper a cell equivalent circuit as in Fig. 3b was used, where the CPW transmission line of length \( \Delta l_{CPW} \) and characteristic impedance \( Z_{cl} \) models the inductance \( L_{sb} \), so \( C_{MEMS} \) from Fig.3a is replaced with \( C_{MEMS}' = C_{MEMS} - C_{sb} \), knowing \( C_{sb} = L_{sb} / Z_{cl}^2 \).

For the analyzed structure, \( \Delta l_{CPW} = 23\mu m \). The effect of the series resistance, \( R_{sb} \), may be take into consideration, adjusting the metal thickness of the CPW of length \( \Delta l_{CPW} \). This equivalent circuit for the DMTL cell was used to design the filter.

The filter DMTLs have been designed for a central frequency of 20GHz and \( C_{MEMS}' = 41fF \) (bridge displacement of 0.45\mu m), computing \( l_{CPW} \) and \( \Delta l \), knowing the equivalent electrical length of each resonator, \( \theta \), given above. They were imposed the characteristic impedance of the filter, \( Z_c = \sqrt{ \frac{2L_{CPW}}{C_{MEMS}' - C_{sb} + 2C_{CPW}'}} = 50\Omega \) and the CPW characteristic impedance, \( Z_{cl} = \frac{L_{CPW}'}{C_{CPW}'} = 82\Omega \) (chosen to minimize the circuit length as well as the CPW attenuation constant), where \( L_{CPW}' \) and \( C_{CPW}' \) are the equivalent inductance and capacitance for the CPW of length \( l_{CPW} + \Delta l_{CPW} \) (see Fig. 1b). They are obtained \( L_{CPW}' = 77pH \), \( C_{CPW}' = 11fF \), then \( l_{CPW} = 88\mu m \). Therefore, the equivalent electrical length for one DMTL cell is 22\', so the three DMTLs of the filter consist of 7 cells.
The filter has been numerically analyzed and optimized, by using Microwave Office software [11], such as to fit the parameters imposed for the filter. Finally they are obtained: $C_{01}=43fF$, $C_{12}=7.5fF$, $s_{CPW}=94\mu m$, $\Delta l=117\mu m$ – for DMTL1 and $\Delta l=257\mu m$ – for DMTL2 (see Fig. 1b).

In Fig. 4a,b,c, the frequency dependence of $S_{11}$ and $S_{21}$ magnitudes are given, for $C_{MEMS}$ equals to 46fF, 41fF and 38fF, respectively, corresponding to 0, 0.45µm and 1µm of bridge displacement. From these figures, it is observed that the central frequency is changed over ~1GHz (from ~19.4GHz to ~20.4GHz). In the filter passband, the insertion loss is ~4dB, while the return loss is higher than 20dB.

The coupling capacitances may be realized as MIM capacitors, using Si$_3$N$_4$ as dielectric.

III. YIELD ANALYSIS

The filter characteristics differ significantly before and after optimization, although the filter parameters change slightly during the optimization procedure. But, the variation of the filter parameters may be caused due to the technological resolution which leads to parameters dispersion of the elements which are part of the circuit.

In order to evaluate these technological effects on the filter characteristics, a yield analysis has been performed by using again Microwave Office software, when the central frequency is 20GHz.

For the clarity of the graphical results shown below, the yield analysis has been performed for 10 iterations only. It is easy to verify that these first iterations are very representative, because for a large number of iterations the conclusions are practically the same.

In Fig. 5a,b, the magnitude of $S_{11}$ and $S_{21}$ are shown, taking into account the effect of the technological resolution on the CPW geometry. In Fig. 5a, it was assumed that $w_{CPW}=50\mu m+/-5\mu m$ and $s_{CPW}=125\mu m+/-5\mu m$, while in Fig. 5b, $w_{CPW}=50\mu m+/-3\mu m$ and $s_{CPW}=125\mu m+/-3\mu m$. In the both cases, the insertion loss and the return loss are ~4dB and higher than 20dB, respectively, in the filter passband. Only the central frequency is slightly changed, but this may be fixed by changing $C_{MEMS}$, adjusting the DC voltage applied on the metal bridges. Therefore, for usual technological resolutions the effect of $w_{CPW}$ and $s_{CPW}$ dispersion is small.

The second yield analysis has been performed for $C_{01}=43fF+/-10\%$ and $C_{12}=7.5fF+/-10\%$ (see Fig. 6a) and also for $C_{01}=43fF+/-5\%$ and $C_{12}=7.5fF+/-5\%$ (see Fig. 6b).

In this analysis, four independent capacitances have been assumed: two independent capacitances $C_{01}$ and two independent capacitances $C_{12}$. Again the worst results have been obtained for the return loss, while the insertion loss is ~4dB for dispersion of +/-10%, as well as +/-5%. The return loss is greater than 17dB for dispersion of +/-5%, but it is possible to obtain a value smaller than 15dB for a dispersion of +/-10%. The results obtained after this yield analysis show that for dispersion of $C_{01}$ and $C_{12}$ less than +/-10%, the insertion loss is weakly affected and the return loss is good for the most application requirements. Taking into account that $C_{01}$ and $C_{12}$ are MIM capacitors, a maximum dispersion of +/-10% means a technological resolution better than 5µm.
The last yield analysis has been performed assuming that the dispersion of the MEMS capacitances is +/-10% (see Fig. 7a) and +/-5% (see Fig. 7b), considering that the all 21 MEMS have independent values. In this case, again the insertion loss is ~4dB. The return loss has the smallest value compare to the results obtained in the previous analyses. From Fig. 7a,b, it is observed that for a dispersion of the MEMS capacitances of +/-10%, which means a technological resolution of ~5µm, the return loss could be less than 10dB, while for a dispersion of +/-5%, which means a technological resolution of ~3µm, the return loss could be less than 15dB. Therefore, a good return loss for the most practical purposes may be obtained for technological resolution better than 5µm.

In the all yield analyses performed and presented above, the technological resolution referred to the wrong alignment of the successive process masks. Other important technological factor which may affect the circuit performances is the thickness of the Si3N4 layer. If this factor is taken into consideration, it may be shown that the technological resolution must be better with the same percentage as the Si3N4 thickness is changed over the wafer, given also in percentage variation.

IV. CONCLUSION

In this paper, a filter consisting of a distributed transmission lines capacitive coupled has been designed, optimized and finally yield analyzed. The design procedure is based on an accurate equivalent circuit developed taking into account the electromagnetic analysis results, performed on the MEMS structure, by using the IE3D–Zeland software. The filter has been analyzed and optimized by using the Microwave Office software. The optimization is necessary, but the difference between the values of the filter parameters before and after optimization was small. Therefore, a filter analysis taking into account the technological resolution must be performed before the technological implementation of the filter. For this aim, a yield analysis of the filter has been performed by using again the Microwave Office software. The analysis results show that for usual parameter dispersion, the insertion loss is not changed significantly, but the return loss
Figure 7. Magnitude of $S_{21}$ and $S_{11}$ in [dB] when $C_{\text{MEMS}}$’s have a technological dispersion of $\pm 10\%$ (a) and $\pm 5\%$ (b), around the nominal values of 41 fF. This shows an important change, especially when the dispersion increases the difference between the MEMS capacitance values.

ACKNOWLEDGMENT

S. Simion thanks to Institute of Microtechnology – Bucharest, for its support in the frame of MATNANTECH national research program.

REFERENCES