Entwurf Sigma-PLL-basierter Frequenzgeneratoren höherer Ordnung für drahtlose digitale Kommunikationssysteme

Dateibereich 5617

1,82 MB in 2 Dateien, zuletzt geändert am 19.10.2006

Dateiliste / Details

DateiDateien geändert amGröße
christoffersdiss.pdf17.11.2004 00:00:001,80 MB
index.html19.10.2006 11:50:5521,6 KB
Today's wireless transceivers require reference signals to translate received and transmitted signals to their desired frequencies. Therefore, they need frequency synthesizers which are typically based on phase-locked-loops (PLLs). Communication standards like GSM or Bluetooth necessiate that the PLLs put out oscillations with high spectral purity and accuracy. Additionally, the oscillation frequency must be adjustable very accurately at low transient time to account for occasional carrier frequency changes. So called Sigma-Delta-fractional-N frequency synthesizers are often employed to fulfil these requirements. However, the number and the locations of the poles of the control loop and hence the loop filter must be chosen properly. Unity gain frequency and phase margin have to be considered as well as the stringent frequency accuracy and the detailed origin of the spurious emissions. The design methodology proposed in this work is based on numerical optimization techniques, a high number of control loop poles and the use of Gm-C-biquads as loop filter building blocks.
PURL / DOI:
Lesezeichen:
Permalink | Teilen/Speichern
Dokumententyp:
Wissenschaftliche Abschlussarbeiten » Dissertation
Fakultät / Institut:
Fakultät für Ingenieurwissenschaften » Elektrotechnik und Informationstechnik
Dewey Dezimal-Klassifikation:
600 Technik, Medizin, angewandte Wissenschaften » 620 Ingenieurwissenschaften
Stichwörter:
spurious emissions, LO, monolithic, single-chip, numerical optimization, power consumption, Phase-locked loop, transient time, spurious tones, Gm-C-Filter, phase noise, energy consumption, settling time, NLO, Fractional-N, loop filter, fractional spurs, modeling, Sigma Delta, modelling, PLL, high order
Beitragende:
Prof. Ph. D. Hosticka, Bedrich J. [Betreuer(in), Doktorvater]
Prof. Dr.-Ing. Heinen, Stefan [Gutachter(in), Rezensent(in)]
Sprache:
Deutsch
Kollektion / Status:
Dissertationen / Dokument veröffentlicht
Datum der Promotion:
17.11.2004
Dokument erstellt am:
17.11.2004
Dateien geändert am:
19.10.2006
Medientyp:
Text
Quelle:
Fraunhofer Institut für mikroelektronische Schaltungen und Systeme (IMS) Duisburg